

**JYOTI NIVAS COLLEGE AUTONOMOUS
SYLLABUS FOR 2021 BATCH AND THEREAFTER
PROGRAMME: BCA
SEMESTER:II -COMPUTER ARCHITECTURE**

COURSE CREDITS: 03

NO. OF HOURS: 45

COURSE OUTCOMES (COS):

1. Conceptualize the basic model of a computer and its various instructions.
2. Analyse the different instruction formats and addressing modes.
3. Define different number systems, register transfer logic and arithmetic operations.
4. Analyse memory management system.

UNIT I

12

Hours

Number Systems: Binary, Octal, Hexadecimal numbers, base conversion, addition, subtraction of binary numbers, one's and two's complements, positive and negative numbers, character codes ASCII, EBCDIC. **Computer Arithmetic:** Addition and Subtraction, Multiplication and Division algorithms, Floating-point Arithmetic Operations, Decimal arithmetic operations. **Structure of Computers:** Computer types, Functional units, Basic operational concepts, Von-Neumann Architecture, Bus Structures, Software, Performance, Multiprocessors and Multicomputer, **Digital Logic Circuits:** Logic gates, Boolean algebra, Map Simplification. **Combinational Circuits:** Half Adder, Full Adder, flip flops. **Sequential circuits:** Shift registers, Counters, Integrated Circuits, Mux, Demux, Encoder, Decoder. **Data representation:** Fixed and Floating point.

UNIT II

11

Hours

Basic Computer Organization and Design: Instruction codes, Computer Registers, Computer Instructions and Instruction cycle. Timing and Control, Memory-Reference Instructions, Input-Output and interrupt. **Central processing unit:** Stack organization, Instruction Formats, Addressing Modes, Data Transfer and Manipulation, Complex Instruction Set Computer (CISC) Reduced Instruction Set Computer (RISC), CISC vs RISC

UNIT III

11

Hours

Register Transfer and Micro-operations: Register Transfer Language, Register Transfer, Bus and Memory Transfers, Arithmetic Micro-Operations, Logic Micro-Operations, Shift Micro-Operations, Arithmetic logic shift unit. Micro-programmed Control: Control Memory, Address Sequencing, Micro-Program example, **Design of Control Unit. Input Output:** I/O interface, Programmed IO, Memory Mapped IO, Interrupt Driven IO, DMA. **Instruction level parallelism:** Instruction level parallelism (ILP) - overcoming data hazards, limitations of ILP

UNIT-IV

11

Hours

MemorySystem:MemoryHierarchy,SemiconductorMemories,RAM(RandomAccessMemory),ReadOnlyMemory(ROM),TypesofROM,CacheMemory,Performanceconsiderations, Virtual memory, Paging, Secondary Storage, RAID. **Multiprocessors And Thread level Parallelism:** Characteristics of multiprocessors, Multi-Threaded Architecture,DistributedMemory MIMDArchitectures,Interconnection structures.

TextBooks:

1. ManoMMorris,“ComputerSystem Architecture”, 3rdEdition PearsonIndia(2019).
2. William Stallings, “Computer Organization and Architecture designing forperformance”,10thedition,Pearson(2016)

ReferenceBooks:

1. SubrataGhoshal,“ComputerArchitectureAndOrganization”,PearsonIndia(2011).
2. AndrewS.Tanenbaum“StructuredComputerOrganization”,5thedition, PearsonEducation Inc(2006).
3. CarlHamacher,ZvonksVranesic,SafeaZaky,“ComputerArchitectureAndOrganization”,5theditionMcGrawHillNewDelhi,India(2002).
4. Kai Hwang, “Advanced Computer Architecture - Parallelism, Scalability,Programmability”, TataMcgraw-Hill(2008).